H.265 HD Decoder Codec Module

DC-VA-H265-10B-60-1080-MD00C-SX660


Description

SOC's MPEG Codec Modules (SoM) are small, yet powerful processing System-on-Modules (SoMs) built with FPGAs/SoCs, DDR3 memory, EEPROM/Flash storage, and multi-channel audio processing capabilities. SoMs come pre-configured with SOC Technologies' high-performance IP cores, reducing costs of developing low-latency all-hardware video coding systems.

Specifications
Codec Function : Decoding
Compression Standard : H.265/HEVC
Channels : One
Precision : 10 bits per channel
Max. Framerate : Up to 60 FPS (60/59.94, 50/49.95, ...)
Max. Resolution : Up to FHD/1080p (1920x1080)
Codec FPGA : Intel SX660
Product Components

  • SOM-I-SX660 SoM Card
  • Specifications
    Components :
    • fpgaIntel Arria-10 10AS066H4F34E3SG
    • ddr4 Gb DD3
    • flashMT25QL01GBBB8E12-0SIT

  • H.265 HD Decoder IP core
  • Specifications
    Compression Standard : H.265/HEVC
    Codec Function : Decoding
    Channels : One
    Max. Resolution : Up to FHD/1080p (1920x1080)
    Max. Framerate : Up to 60 FPS (60/59.94, 50/49.95, ...)
    Audio Capability : AAC, MPEG2-LayerII Audio
    Precision : 10 bits per channel
    Latency : Zero Latency (0.25ms)
    Architecture : All-hardware-logic

  • 60fps EEPROM Key (Zero Latency)
  • Specifications
    Max. Framerate : Up to 60 FPS (60/59.94, 50/49.95, ...)
    Latency : Zero Latency (0.25ms)

Learn More

Codec:
Decoder
A decoding system receives compressed Transport/Elementary/Program Stream(s) from a source over UDP, and decode it into raw HDMI/SDI video for a display.
Standard:
H.265
H.265/HEVC is the third-generation (next-generation) MPEG Codec standard developed by MPEG.
Channels:
One
Supports encoding/decoding of up to 1 input/output channel at the specified resolution and frame-rate.
Precision:
10 bits
10-bit extended color precision adds 4 times more color coding precision compared to 8-bit.
FPS:
60fps
60fps supports frame-rates up to 60fps including FPS/1.001 (59.95, 49.95, etc.)
Resolution:
HD
1080p Full-HD Codecs (FHD) are optimized to process frames up to 1920 pixels wide and 1080 pixels high. Resolutions exceeding these limits may be prepared by special request.
Codec FPGA:
Intel SX660
This Product's Codec IP Core runs on Intel's Arria-10 SX660 FPGA


© System-On-Chip Technologies 2024