H.264 HD Decoder Codec Module

2DC-VA-H264-10B-30-1080-MD00C-A200T


Description

SOC's MPEG Codec Modules (SoM) are small, yet powerful processing System-on-Modules (SoMs) built with FPGAs/SoCs, DDR3 memory, EEPROM/Flash storage, and multi-channel audio processing capabilities. SoMs come pre-configured with SOC Technologies' high-performance IP cores, reducing costs of developing low-latency all-hardware video coding systems.

Specifications
Codec Function : Decoding
Compression Standard : H.264/AVC
Channels : Two
Precision : 10 bits per channel
Max. Framerate : Up to 30 FPS (30/29.97, 25/24.97, 24/23.98...)
Max. Resolution : Up to FHD/1080p (1920x1080)
Codec FPGA : Xilinx A200T
Product Components

  • SOM-X-A200T SoM Card
  • Specifications
    Components :
    • fpgaXilinx Artix-7 XC7A200T
    • dspBlackFin BF512
    • ddr4 Gb DD3
    • flash256M n25q256-3.3v

  • H.264 HD Decoder IP core
  • Specifications
    Compression Standard : H.264/AVC
    Codec Function : Decoding
    Channels : Two
    Max. Resolution : Up to FHD/1080p (1920x1080)
    Max. Framerate : Up to 30 FPS (30/29.97, 25/24.97, 24/23.98...)
    Audio Capability : AAC, MPEG2-LayerII Audio
    Precision : 10 bits per channel
    Latency : Zero Latency (0.25ms)
    Architecture : All-hardware-logic

  • 30fps EEPROM Key (Zero Latency)
  • Specifications
    Max. Framerate : Up to 30 FPS (30/29.97, 25/24.97, 24/23.98...)
    Latency : Zero Latency (0.25ms)

Learn More

Codec:
Decoder
A decoding system receives compressed Transport/Elementary/Program Stream(s) from a source over UDP, and decode it into raw HDMI/SDI video for a display.
Standard:
H.264
H.264/AVC is the second-generation (current) MPEG Codec standard developed by MPEG.
Channels:
Two
Supports encoding/decoding of up to 2 input/output channels at the specified resolution and frame-rate.
Precision:
10 bits
10-bit extended color precision adds 4 times more color coding precision compared to 8-bit.
FPS:
30fps
30fps supports frame-rates up to 30fps including FPS/1.001 (29.97, 24.97, 23.98, etc.)
Resolution:
HD
1080p Full-HD Codecs (FHD) are optimized to process frames up to 1920 pixels wide and 1080 pixels high. Resolutions exceeding these limits may be prepared by special request.
Codec FPGA:
Xilinx A200T
This Product's Codec IP Core runs on Xilinx's Artix-7 A200T FPGA


© System-On-Chip Technologies 2024